

McDermott Will & Emery

Boston Brussels Chicago Düsseldorf Houston London Los Angeles Miami Milan
Munich New York Orange County Rome San Diego Silicon Valley Washington, D.C.

Strategic alliance with MWE China Law Offices (Shanghai)

FACSIMILE**Date:** November 23, 2009**Time Sent:**

To:	Company:	Facsimile No:	Telephone No:
Examiner Steve Theriault	US Patent and Trademark Office	571-273-5867	
From:	Ramyar M. Farid	Direct Phone:	+1 202 756 8146
E-Mail:	rfarid@mwe.com	Direct Fax:	+1 202 756 8087
Sent By:	Matilda Mason	Direct Phone:	202-756-8661
Client/Matter/Tkpr:	067471-0011/5328	Original to Follow by Mail:	No
		Number of Pages, Including Cover:	36
Re:	Application Serial No. 10/720,030 Attorney Docket No.: 067471-0030		

Message:

Further to our telephone conversation, as requested please find attached the copies of Issue Fee Payment, Notice of Allowance, Amendment filed April 23, 2001, and the Office Action dated February 14, 2001 for Application Serial No. 09/280,777.

The information contained in this facsimile message is legally privileged and confidential information intended only for the use of the individual or entity named above. If the reader of this message is not the intended recipient, you are hereby notified that any dissemination, distribution, or copy of this facsimile is strictly prohibited. If you have received this facsimile in error, please notify us immediately by telephone and return the original message to us at the below address by mail. Thank you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES, PLEASE CALL MATILDA MASON AT 202-756-8661 AS SOON AS POSSIBLE.

Main Facsimile: +1 202 756 8087 Facsimile Operator: +1 202 756 8090

U.S. practice conducted through McDermott Will & Emery LLP.
600 Thirteenth Street, N.W. Washington, D.C. 20005-3096

Telephone: +1 202 756 8000

NAK1-BG43

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Taketo Heishi et al.

Serial No.: 09/280,777

Filed: March 29, 1999

Title: INSTRUCTION CONVERTING
APPARATUS USING PARALLEL
EXECUTION CODE

Batch No.: G28

Examiner: D. Pan
Group Art Unit: 2183

June 22, 2001

Irvine, California 92614

ISSUE FEE TRANSMITTALBox Issue Fee
Assistant Commissioner of Patents
Washington, DC 20231

Dear Sir:

Enclosed is our check for \$1,240.00 in payment of the Issue Fee for the above-identified application.

Please charge any additional fees to our deposit account No. 16-2462. A copy of this letter is enclosed for that purpose.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as first class mail in an envelope addressed to: Box Issue Fee, Assistant Commissioner for Patents, Washington, DC 20231, on June 22, 2001, by Daniel Kerby



Signature

June 22, 2001

Date of Signature

Very truly yours,

PRICE AND GESS


Joseph W. Price, Reg. No. 25,124
2100 S.E. Main St., Ste. 250
Irvine, CA 92614
949/261-8433

PART B—ISSUE FEE TRANSMITTAL

Complete and mail this form, together with a, one fee, to:Box ISSUE FEE
Assistant Commissioner for Patents
Washington, D.C. 20231

MAILING INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE. Blocks 1 through 4 should be completed where appropriate. All further correspondence including the Issue Fee Receipt, the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or use Block 1)

TM02/0514


JOSEPH W PRICE
PRICE GESS & UBELL
2100 S E MAIN STREET STE 250
IRVINE CA 92614

Note: The certificate of mailing below can only be used for domestic mailings of the Issue Fee Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing.

Certificate of Mailing

I hereby certify that this Issue Fee Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Box Issue Fee address above on the date indicated below.

Daniel Kerby (Depositor's name)

 (Signature)

June 22, 2001 (Date)

APPLICATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AND GROUP ART UNIT	DATE MAILED
09/280,777	03/29/99	033	PAN, D	2193 05/14/01
First Named Applicant	HEISHI, 35 USC 154(b) term ext. = 0 Days			

TITLE OF INVENTION INSTRUCTION CONVERTING APPARATUS USING PARALLEL EXECUTION CODE

ATTY'S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUE	DATE DUE
0	NAK1-BG43	712-212.000	G28	UTILITY	NO	\$1240.00 08/14/01

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). Use of PTO form(s) and Customer Number are recommended, but not required.

☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.

☐ "Fee Address" Indication (or "Fee Address" Indication form PTO/SB/47) attached.

2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.

1 PRICE AND GESS

2

3

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)
PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the PTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.

(B) RESIDENCE: (CITY & STATE OR COUNTRY)

OSAKA, JAPAN

Please check the appropriate assignee category indicated below (will not be printed on the patent)

☐ individual ☒ corporation or other private group entity ☐ government

4a. The following fees are enclosed (make check payable to Commissioner of Patents and Trademarks):

☒ Issue Fee☐ Advance Order - # of Copies

4b. The following fees or deficiency in these fees should be charged to:

DEPOSIT ACCOUNT NUMBER 16-2462

(ENCLOSE AN EXTRA COPY OF THIS FORM)

☒ Issue Fee☐ Advance Order - # of Copies

The COMMISSIONER OF PATENTS AND TRADEMARKS IS requested to apply the Issue Fee to the application identified above.

(Authorized Signature)

(Date)


6/22/2001

NOTE: The Issue Fee will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the Patent and Trademark Office.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending on the needs of the individual case. Any comments on the amount of time required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND FEES AND THIS FORM TO: Box Issue Fee, Assistant Commissioner for Patents, Washington D.C. 20231

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMIT THIS FORM WITH FEE



UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office

SA

NOTICE OF ALLOWANCE AND ISSUE FEE DUE

TM07/0314

JOSEPH W. PRICE
PRICE GESS & HRELL
2100 S E MAIN STREET STE 250
IRVINE CA 92614

RESPONSE DUE 8-14-01
ACTION Issue Fee

APPLICATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AND GROUP ART UNIT	DATE MAILED
09/280,777	01/29/99	030	PAN, D	2193 05-14/01
First Named Applicant	HRELL, 35 USC 154(b) term ext. = 0 Days			

TITLE OF INVENTION INSTRUCTION CONVERTING APPARATUS USING PARALLEL EXECUTION CODE

ATTYS DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN TYPE	SMALL ENTITY	FEE DUE	DATE DUE
0 NAF1-SG43	712-212,000	G28	UTILITY	NO	\$1240.00	08/14/01

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.

THE ISSUE FEE MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED.

HOW TO RESPOND TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

- A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or
- B. If the status is the same, pay the FEE DUE shown above.

If the SMALL ENTITY is shown as NO:

- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.

II. Part B-Issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by charge to deposit account, Part B Issue Fee Transmittal should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-Issue Fee Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give application number and batch number. Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

YOUR COPY

Notice of Allowability

Application No.

09/280,777

Applicant(s)

Helshl et al.

Examiner

Pan

Art Unit

2183

-The MAILING DATE of this communication appears on the cover sheet with the correspondence address-

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance and Issue Fee Due or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. ☒ This communication is responsive to the amendment filed on 04/26/01
2. ☒ The allowed claim(s) is/are 1,3-8,10-14,16-36 (claims 2,9,15 have been canceled)
3. ☒ The drawings filed on Jun 10, 1999 with an English translation of drawings filed on 02 27 99 are acceptable as formal drawings.
4. ☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
 - a) ☒ All b) ☐ Some c) ☐ None of the:
 1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____
 3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

*Certified copies not received: _____

5. ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application. **THIS THREE-MONTH PERIOD IS NOT EXTENDABLE FOR SUBMITTING NEW FORMAL DRAWINGS, OR A SUBSTITUTE OATH OR DECLARATION.** This three-month period for complying with the REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL is extendable under 37 CFR 1.136(a).

6. ☐ Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED.
7. ☐ Applicant MUST submit NEW FORMAL DRAWINGS
 - (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
 - 1) ☐ hereto or 2) ☐ to Paper No. _____
 - (b) ☐ including changes required by the proposed drawing correction filed _____, which has been approved by the examiner.
 - (c) ☐ including changes required by the attached Examiner's Amendment/Comment or in the Office action of Paper No. _____

Identifying indicia such as the application number (see 37 CFR 1.84(d)) should be written on the drawings. The drawings should be filed as a separate paper with a transmittal letter addressed to the Official Draftsperson.

8. ☐ Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL

Any reply to this letter should include, in the upper right hand corner, the APPLICATION NUMBER (SERIES CODE/SERIAL NUMBER). If applicant has received a Notice of Allowance and Issue Fee Due, the ISSUE BATCH NUMBER and DATE of the NOTICE OF ALLOWANCE should also be included.

Attachment(s)

- | | |
|--|--|
| 1 <input type="checkbox"/> Notice of References Cited (PTO-892) | 2 <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3 <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 4 <input type="checkbox"/> Interview Summary (PTO-413), Paper No. _____ |
| 5 <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449), Paper No(s). _____ | 6 <input type="checkbox"/> Examiner's Amendment/Comment |
| 7 <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit of Biological Material | 8 <input type="checkbox"/> Examiner's Statement of Reasons for Allowance |
| 9 <input type="checkbox"/> Other | |

DANIEL H. PAN
PRIMARY EXAMINER
GROUP

NAK1-BG43

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Heishi et al.

Serial No.: 09/280,777

Filed: March 29, 1999

For: INSTRUCTION CONVERTING
APPARATUS USING PARALLEL
EXECUTION CODE

Examiner: Pan, D

Group Art Unit: 2183

April 23, 2001

Irvine, California 92614

AMENDMENTHonorable Commissioner of Patents
Washington, D.C. 20231

Dear Sir:

In response to the Office Action dated February 14, 2001, the following amendments and remarks are respectfully submitted in connection with the above-identified application.

In the Title of the Invention:

Please replace the Title of the Invention with:

--INSTRUCTION CONVERTING APPARATUS USING PARALLEL EXECUTION
CODE--.

Application No.: 09/280,6
Page 2

In the Claims:

Please cancel claims 2, 9, and 15 without prejudice or disclaimer of the subject matter contained therein.

Please amend the claims as follows:

- 1 1. (amended) An instruction conversion apparatus that converts an instruction
2 sequence into parallel execution codes that are executable by a target processor, the target
3 processor having predetermined limitations regarding combinations of instructions
4 capable of being executed in parallel,
5 the instruction conversion apparatus comprising:
6 assigning means for successively assigning instructions in the instruction
7 sequence to parallel execution codes; and
8 control means for controlling the assigning means so that a combination of a
9 plurality of instructions that have already been assigned to a parallel execution code and
10 an instruction that the assigning means is about to assign to the parallel execution code
11 satisfy the predetermined limitations of the target processor;
12 wherein the target processor includes (1) a fetch means for successively fetching
13 parallel execution codes that each include a plurality of unit fields from outside the target
14 processor, (2) $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$
15 unit fields included in at least two parallel execution codes that have been fetched by the
16 fetch means, (3) decoding means, including s decoders that correspond to 1^{st} to s^{th}
17 registers in the $s+k-1$ registers, the decoders decoding at least one opcode stored in any of
18 the 1^{st} to s^{th} registers, and (4) operation executing means, connected to the $s+k-1$ registers
19 for executing operations in accordance with a decoding result of the s decoders,

Application No.: 09/280,6

Page 3

20 the assigning means assigning, when instructions to be assigned to a parallel
21 execution code include a long instruction whose word length is equal to at least two but
22 no more than k unit fields, one of an opcode and an operand of the long instruction to a
23 u^{th} (where u is any integer such that $1 < u < s$) unit field between the 1^{st} unit field and the s^{th}
24 unit field, and only an operand of the long instruction to unit fields from a $(u+1)^{th}$ unit
25 field to a $(u+k-1)^{th}$ unit field.

1 6. (amended) The instruction conversion apparatus of Claim 5, further comprising:
2 address resolving means for assigning a real address to a parallel execution code;
3 and
4 second detecting means for detecting, when a real address has been assigned to a
5 parallel execution code, an instruction including the real address that is not capable of
6 being expressed by an original word length of the instruction,
7 the flag setting means setting the boundary flag at a unit field located one of
8 before and after unit fields to which the instruction detected by the second detecting
9 means has been assigned.

1 8. (amended) A processor, comprising:
2 fetch means for successively fetching parallel execution codes that include a
3 plurality of unit fields from outside the processor;
4 a register set for storing a combination of a plurality of instructions included in at
5 least two parallel execution codes that have been fetched by the fetch means;

Application No.: 09/280,~

Page 4

6 decoding means for decoding, when the combination of instructions stored in the
7 register set satisfies predetermined restrictions, the instructions in the combination in
8 parallel; and

9 operation execution means for executing a plurality of operations in parallel in
10 accordance with a decoding result of the decoding means;

11 $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$ unit
12 fields included in at least two parallel execution codes that have been fetched by the fetch
13 means,

14 the decoding means including s decoders that correspond to 1^{st} to s^{th} registers in
15 the $s+k-1$ registers and decode at least one opcode stored in any of the 1^{st} to s^{th} registers,
16 and

17 the operation executing means being connected to the $s+k-1$ registers and
18 executing operations in accordance with a decoding result of the s decoders.

1 10. (amended) The processor of Claim 8,

2 wherein a long instruction whose word length is equal to at least two but no more
3 than k unit fields is stored in any of the $s+k-1$ registers with a first of the at least two but
4 no more than k unit fields storing an opcode of the long instruction,

5 the decoding means including:

6 a decoding control unit which, when an opcode of a long instruction is stored in a
7 u^{th} ($1 < u < s$) unit field between the 1^{st} unit field the s^{th} unit field, has the u^{th} decoder
8 decode the opcode stored in the u^{th} register and a value stored between the u^{th} register and
9 the $(u+k-1)^{\text{th}}$ register outputted to the operation execution means as an operand of the
10 long instruction.

Application No.: 09/280,171

Page 5

- 1 12. (amended) The processor of Claim 8,
2 wherein the decoding control unit performs control to invalidate a decoding
3 operation of every decoder from the $(u+1)^{th}$ decoder onwards when a value stored
4 between the $(u+1)^{th}$ register and the $(u+k-1)^{th}$ register is outputted to the operation
5 execution means as an operand of a long instruction.
- 1 14. (amended) A computer-readable recording medium storing an instruction
2 conversion program that converts an instruction sequence into parallel execution codes
3 that are executable by a target processor, the target processor having predetermined
4 limitations regarding combinations of instructions that can be executed in parallel,
5 the instruction conversion program comprising:
6 an assigning step for successively assigning instructions in the instruction
7 sequence to parallel execution codes; and
8 a control step for controlling the assigning step so that a combination of a
9 plurality of instructions that have already been assigned to a parallel execution code and
10 an instruction that the assigning step is about to assign to the parallel execution code
11 satisfy the predetermined limitations of the target processor;
12 wherein the target processor includes (1) a fetch means for successively fetching
13 parallel execution codes that each include a plurality of unit fields from outside the target
14 processor, (2) $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$
15 unit fields included in at least two parallel execution codes that have been fetched by the
16 fetch means, (3) decoding means, including s decoders that correspond to 1^{st} to s^{th}
17 registers in the $s+k-1$ registers, the decoders decoding at least one opcode stored in any of

Application No.: 09/280,~

Page 6

18 the l^{th} to s^{th} registers, and (4) operation executing means, connected to the $s+k-1$ registers
19 for executing operations in accordance with a decoding result of the s decoders,
20 the assigning step assigning, when instructions to be assigned to a parallel
21 execution code include a long instruction whose word length is equal to at least two but
22 no more than k unit fields, at least one of an opcode and an operand of the long
23 instruction to a u^{th} (where u is any integer such that $1 < u < s$) unit field between the l^{th} unit
24 field the s^{th} unit field, and only an operand of the long instruction to unit fields from a
25 $(u+1)^{th}$ unit field to a $(u+k-1)^{th}$ unit field.

1 16. (amended) The computer-readable recording medium of Claim 14,

2 wherein the instruction conversion program further comprises:

3 a grouping step for forming an instruction group of a plurality of instructions that
4 do not exhibit a dependency relation (hereafter "data dependency relation"), a data
5 dependency relation being a relation between an instruction defining a resource and an
6 instruction referring to the same resource; and

7 a first detecting step for detecting, when a l^{th} to an s^{th} unit field in a parallel
8 execution code have been assigned at least one instruction by the assigning step and an
9 instruction (hereafter "short instruction") with a shorter word length than a long
10 instruction is left in the instruction group, a long instruction assigned to unit fields
11 between the l^{th} unit field and the s^{th} unit field,

12 wherein the control step includes a first control substep for controlling the
13 assigning step to rearrange instructions that have already been assigned to the parallel
14 execution code so that the detected long instruction is assigned to unit fields between the
15 s^{th} unit field and the $(s+k-1)^{th}$ unit field and the short instruction remaining in the

Application No.: 09/280,6

Page 7

16 instruction group is assigned to a unit field between the 1^{st} unit field and the $(s-1)^{th}$ unit
17 field.

Please add the following claims 21 - 36:

1 21. An instruction conversion apparatus that converts an instruction sequence into
2 parallel execution codes that are executable by a target processor, the target processor
3 having predetermined limitations regarding combinations of instructions capable of being
4 executed in parallel,
5 the instruction conversion apparatus comprising:
6 an assigning unit for successively assigning instructions in the instruction
7 sequence to parallel execution codes; and
8 a control unit for controlling the assigning unit so that a combination of a plurality
9 of instructions that have already been assigned to a parallel execution code and an
10 instruction that the assigning unit is about to assign to the parallel execution code satisfy
11 the predetermined limitations of the target processor;
12 wherein the target processor includes (1) a fetch unit for successively fetching
13 parallel execution codes that each include a plurality of unit fields from outside the target
14 processor, (2) $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$
15 unit fields included in at least two parallel execution codes that have been fetched by the
16 fetch unit, (3) a decoding unit, including s decoders that correspond to 1^{st} to s^{th} registers
17 in the $s+k-1$ registers, the decoders decoding at least one opcode stored in any of the 1^{st} to
18 s^{th} registers, and (4) an operation executing unit, connected to the $s+k-1$ registers for
19 executing operations in accordance with a decoding result of the s decoders,

Application No.: 09/25,77

Page 8

20 the assigning unit assigning, when instructions to be assigned to a parallel
21 execution code include a long instruction whose word length is equal to at least two but
22 no more than k unit fields, one of an opcode and an operand of the long instruction to a
23 u^{th} (where u is any integer such that $1 < u < s$) unit field between the 1^{st} unit field and the s^{th}
24 unit field, and only an operand of the long instruction to unit fields from a $(u+1)^{th}$ unit
25 field to a $(u+k-1)^{th}$ unit field.

1 22. The instruction conversion apparatus of Claim 21, further comprising:

2 a grouping unit for forming an instruction group of a plurality of instructions that
3 do not exhibit a dependency relation (hereafter "data dependency relation"), a data
4 dependency relation being a relation between an instruction defining a resource and an
5 instruction referring to the same resource; and

6 a first detecting unit for detecting, when a 1^{st} to an s^{th} unit field in a parallel
7 execution code have been assigned at least one instruction by the assigning unit and an
8 instruction (hereafter "short instruction") with a shorter word length than a long
9 instruction is left in the instruction group, a long instruction assigned to unit fields
10 between the 1^{st} unit field and the s^{th} unit field,

11 wherein the control unit includes a first control unit for controlling the assigning
12 unit to rearrange instructions that have already been assigned to the parallel execution
13 code so that the detected long instruction is assigned to unit fields between the s^{th} unit
14 field and the $(s+k-1)^{th}$ unit field and the short instruction remaining in the instruction
15 group is assigned to a unit field between the 1^{st} unit field and the $(s-1)^{th}$ unit field.

Application No.: 09/280,17

Page 9

1 23. The instruction conversion apparatus of Claim 22,
2 wherein the instruction group includes instructions that exhibit an
3 anti-dependence and instructions that exhibit an output dependence, an anti-dependence
4 being a relation between an instruction that refers to a resource and an instruction that
5 thereafter defines the resource, and an output dependence being a relation between an
6 instruction that defines a resource and another instruction that defines the resource,
7 the control unit including a search unit for searching for a combination pattern,
8 composed of a plurality of instructions in the instruction group, that is unaffected by an
9 anti-dependence and an output dependence, and
10 the first control unit controlling the assigning unit to rearrange the plurality of
11 instructions in accordance with the combination pattern found by the search unit, to
12 assign the long instruction found by the detecting unit to unit fields from the s^{th} unit field
13 to the $(s+k-1)^{th}$ unit field, and to assign a short instruction left in the instruction group to
14 a unit field between the l^{st} unit field and the $(s-1)^{th}$ unit field.

1 24. The instruction conversion apparatus of Claim 23, further comprising:
2 a flag setting unit for setting a parallel execution boundary flag at each boundary
3 that marks a position at which the predetermined limitations of the target processor
4 dictate that parallel execution is not possible.

1 25. The instruction conversion apparatus of Claim 24, further comprising:
2 an address resolving unit for assigning a real address to a parallel execution code;
3 and

Application No.: 09/280,
Page 10

4 a second detecting unit for detecting, when a real address has been assigned to a
5 parallel execution code, an instruction including the real address that is not capable of
6 being expressed by an original word length of the instruction,

7 the flag setting unit setting the boundary flag at a unit field located one of before
8 and after unit fields to which the instruction detected by the second detecting unit has
9 been assigned.

1 26. The instruction conversion apparatus of Claim 25, further comprising:

2 a replacing unit for replacing an instruction detected by the second detecting unit
3 with a transfer instruction that transfers an address to a register and an addressing
4 instruction that performs the same processing as the replaced instruction using the
5 register,

6 the assigning unit assigning the two instructions substituted by the replacing unit
7 to a plurality of unit fields, and

8 the flag setting unit setting a boundary flag at one of the plurality of unit fields to
9 which the two substituted instructions have been assigned to show a parallel execution
10 boundary.

1 27. A processor, comprising:

2 a fetch unit for successively fetching parallel execution codes that include a
3 plurality of unit fields from outside the processor;

4 a register set for storing a combination of a plurality of instructions included in at
5 least two parallel execution codes that have been fetched by the fetch unit;

Application No.: 09/280,6

Page 11

6 a decoding unit for decoding, when the combination of instructions stored in the
7 register set satisfies predetermined restrictions, the instructions in the combination in
8 parallel; and

9 an operation execution unit for executing a plurality of operations in parallel in
10 accordance with a decoding result of the decoding unit;

11 $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$ unit
12 fields included in at least two parallel execution codes that have been fetched by the fetch
13 unit,

14 the decoding unit including s decoders that correspond to 1^{st} to s^{th} registers in the
15 $s+k-1$ registers and decode at least one opcode stored in any of the 1^{st} to s^{th} registers, and

16 the operation executing unit being connected to the $s+k-1$ registers and executing
17 operations in accordance with a decoding result of the s decoders.

1 28. The processor of Claim 27,

2 wherein a long instruction whose word length is equal to at least two but no more
3 than k unit fields is stored in any of the $s+k-1$ registers with a first of the at least two but
4 no more than k unit fields storing an opcode of the long instruction,

5 the decoding unit including:

6 a decoding control unit which, when an opcode of a long instruction is stored in a
7 u^{th} ($1 < u < s$) unit field between the 1^{st} unit field the s^{th} unit field, has the u^{th} decoder
8 decode the opcode stored in the u^{th} register and a value stored between the u^{th} register and
9 the $(u+k-1)^{\text{th}}$ register outputted to the operation execution unit as an operand of the long
10 instruction.

Application No.: 09/280,611
Page 12

1 29. The processor of Claim 27

2 wherein the decoding control unit performs control to invalidate a decoding
3 operation of every decoder from the $(u+1)^{th}$ decoder onwards when a value stored
4 between the $(u+1)^{th}$ register and the $(u+k-1)^{th}$ register is outputted to the operation
5 execution unit as an operand of a long instruction.

1 30. A recording medium storing executable code for a processor, the processor
2 including (1) a fetch unit for successively fetching parallel execution codes that each
3 include a plurality of unit fields from outside the target processor, (2) $s+k-1$ (where s, k
4 are integers no smaller than 2) registers for storing $s+k-1$ unit fields included in at least
5 two parallel execution codes that have been fetched by the fetch unit, (3) a decoding unit,
6 including s decoders that correspond to 1^{st} to s^{th} registers in the $s+k-1$ registers, the
7 decoders decoding at least one opcode stored in any of the 1^{st} to s^{th} registers, and (4) an
8 operation executing unit, connected to the $s+k-1$ registers for executing operations in
9 accordance with a decoding result of the s decoders,

10 the executable code stored on the recording medium being arranged such that at
11 least one of an opcode and an operand of a long instruction having a word length of at
12 least two but no more than k unit fields is arranged into to a u^{th} (where u is any integer
13 such that $1 < u < s$) unit field between the 1^{st} unit field and the s^{th} unit field and the s^{th} unit
14 field, and only an operand of the long instruction is arranged in unit fields from a $(u+1)^{th}$
15 unit field to a $(u+k-1)^{th}$ unit field.

1 31. A computer-readable recording medium storing an instruction conversion
2 program that converts an instruction sequence into parallel execution codes that are

Application No.: 09/280,7

Page 13

3 executable by a target processor, the target processor having predetermined limitations
4 regarding combinations of instructions that can be executed in parallel,

5 the instruction conversion program comprising:

6 an assigning step for successively assigning instructions in the instruction
7 sequence to parallel execution codes; and

8 a control step for controlling the assigning step so that a combination of a
9 plurality of instructions that have already been assigned to a parallel execution code and
10 an instruction that the assigning step is about to assign to the parallel execution code
11 satisfy the predetermined limitations of the target processor;

12 wherein the target processor includes (1) a fetch unit for successively fetching
13 parallel execution codes that each include a plurality of unit fields from outside the target
14 processor, (2) $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$
15 unit fields included in at least two parallel execution codes that have been fetched by the
16 fetch unit, (3) a decoding unit, including s decoders that correspond to 1^{st} to s^{th} registers
17 in the $s+k-1$ registers, the decoders decoding at least one opcode stored in any of the 1^{st} to
18 s^{th} registers, and (4) an operation executing unit, connected to the $s+k-1$ registers for
19 executing operations in accordance with a decoding result of the s decoders,

20 the assigning step assigning, when instructions to be assigned to a parallel
21 execution code include a long instruction whose word length is equal to at least two but
22 no more than k unit fields, at least one of an opcode and an operand of the long
23 instruction to a u^{th} (where u is any integer such that $1 < u < s$) unit field between the 1^{st} unit
24 field the s^{th} unit field, and only an operand of the long instruction to unit fields from a
25 $(u+1)^{th}$ unit field to a $(u+k-1)^{th}$ unit field.

Application No.: 09/280,
Page 14

1 32. The computer-readable recording medium of Claim 31,
2 wherein the instruction conversion program further comprises:
3 a grouping step for forming an instruction group of a plurality of instructions that
4 do not exhibit a dependency relation (hereafter "data dependency relation"), a data
5 dependency relation being a relation between an instruction defining a resource and an
6 instruction referring to the same resource; and
7 a first detecting step for detecting, when a l^{th} to an s^{th} unit field in a parallel
8 execution code have been assigned at least one instruction by the assigning step and an
9 instruction (hereafter "short instruction") with a shorter word length than a long
10 instruction is left in the instruction group, a long instruction assigned to unit fields
11 between the l^{th} unit field and the s^{th} unit field,
12 wherein the control step includes a first control substep for controlling the
13 assigning step to rearrange instructions that have already been assigned to the parallel
14 execution code so that the detected long instruction is assigned to unit fields between the
15 s^{th} unit field and the $(s+k-1)^{th}$ unit field and the short instruction remaining in the
16 instruction group is assigned to a unit field between the l^{th} unit field and the $(s-1)^{th}$ unit
17 field.

1 33. The computer-readable recording medium of Claim 32,
2 wherein the instruction group includes instructions that exhibit an
3 anti-dependence and instructions that exhibit an output dependence, an anti-dependence
4 being a relation between an instruction that refers to a resource and an instruction that
5 thereafter defines the resource, and an output dependence being a relation between an
6 instruction that defines a resource and another instruction that defines the resource,

Application No.: 09/280,
Page 15

7 the control step including a search substep for searching for a combination
8 pattern, composed of a plurality of instructions in the instruction group, that is unaffected
9 by an anti-dependence and an output dependence, and

10 the first control substep controlling the assigning step to rearrange the plurality of
11 instructions in accordance with the combination pattern found by the search substep, to
12 assign the long instruction found by the detecting step to unit fields from the s^{th} unit field
13 to the $(s+k-1)^{th}$ unit field, and to assign a short instruction left in the instruction group to
14 a unit field between the l^{th} unit field and the $(s-1)^{th}$ unit field.

1 34. The computer-readable recording medium of Claim 33,
2 wherein the instruction conversion program further comprises:
3 a flag setting step for setting a parallel execution boundary flag at each boundary
4 that marks a position at which the predetermined limitations of the target processor
5 dictate that parallel execution is not possible.

1 35. The computer-readable recording medium of Claim 34,
2 wherein the instruction conversion program further comprises:
3 an address resolving step for assigning a real address to a parallel execution code;
4 and
5 a second detecting step for detecting, when a real address has been assigned to a
6 parallel execution code, an instruction including the real address that cannot be expressed
7 by an original word length of the instruction,

Application No.: 09/280,6
Page 16

8 the flag setting step setting the boundary flag at a unit field located one of before
9 and after unit fields to which the instruction detected by the second detecting step has
10 been assigned.

1 36. The computer-readable recording medium of Claim 35,
2 wherein the instruction conversion program further comprises:
3 a replacing step for replacing an instruction detected by the second detecting step
4 with a transfer instruction that transfers an address to a register and an addressing
5 instruction that performs the same processing as the replaced instruction using the
6 register,
7 the assigning step assigning the two instructions substituted by the replacing step
8 to a plurality of unit fields, and
9 the flag setting step setting a boundary flag at one of the plurality of unit fields to
10 which the two substituted instructions have been assigned to show a parallel execution
11 boundary.

Application No.: 09/280,1__
Page 18

If the Examiner feels that a telephone interview will further the prosecution of this case, the Examiner is invited to contact the Applicants at the number below.

Respectfully submitted,

PRICE AND GESS

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to the Assistant Commissioner for Patents, Washington DC 20231

on April 23, 2001

Daniel Kerby

[Signature]
Signature

April 23, 2001

Date

By:

[Signature]
Michael J. Moffatt
Registration No. 39,304
2100 S.E. Main St., Suite 250
Irvine, California 92614
Telephone: 949/261-8433

Attachment: Version with Markings to Show Changes Made

Application No.: 09/286,___-7
Page 19

VERSION WITH MARKINGS TO SHOW CHANGES MADE

In the Claims:

Claims 2, 9, and 15 have been canceled.

The Claims have been amended as follows:

- 1 1. (amended) An instruction conversion apparatus that converts an instruction
2 sequence into parallel execution codes that are executable by a target processor, the target
3 processor having predetermined limitations regarding combinations of instructions [that
4 can be] capable of being executed in parallel,
5 the instruction conversion apparatus comprising:
6 assigning means for successively assigning instructions in the instruction
7 sequence to parallel execution codes; and
8 control means for controlling the assigning means so that a combination of a
9 plurality of instructions that have already been assigned to a parallel execution code and
10 an instruction that the assigning means is about to assign to the parallel execution code
11 satisfy the predetermined limitations of the target processor[.];
12 wherein the target processor includes (1) a fetch means for successively fetching
13 parallel execution codes that each include a plurality of unit fields from outside the target
14 processor, (2) $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$
15 unit fields included in at least two parallel execution codes that have been fetched by the
16 fetch means, (3) decoding means, including s decoders that correspond to 1^{st} to s^{th}
17 registers in the $s+k-1$ registers, the decoders decoding at least one opcode stored in any of
18 the 1^{st} to s^{th} registers, and (4) operation executing means, connected to the $s+k-1$ registers
19 for executing operations in accordance with a decoding result of the s decoders.

Application No.: 09/280,
Page 20

20 the assigning means assigning, when instructions to be assigned to a parallel
21 execution code include a long instruction whose word length is equal to at least two but
22 no more than k unit fields, one of an opcode and an operand of the long instruction to a
23 u^{th} (where u is any integer such that $1 < u \leq s$) unit field between the 1^{st} unit field and the s^{th}
24 unit field, and only an operand of the long instruction to unit fields from a $(u+1)^{th}$ unit
25 field to a $(u+k-1)^{th}$ unit field.

1 6. (amended) The instruction conversion apparatus of Claim 5, further comprising:
2 address resolving means for assigning a real address to a parallel execution code;
3 and
4 second detecting means for detecting, when a real address has been assigned to a
5 parallel execution code, an instruction including the real address that [cannot be] is not
6 capable of being expressed by an original word length of the instruction,
7 the flag setting means setting the boundary flag at a unit field located one of
8 before and after unit fields to which the instruction detected by the second detecting
9 means has been assigned.

1 8. (amended) A processor, comprising:
2 fetch means for successively fetching parallel execution codes that include a
3 plurality of unit fields from outside the processor;
4 a register set for storing a combination of a plurality of instructions included in at
5 least two parallel execution codes that have been fetched by the fetch means;

Application No.: 09/28,777

Page 21

6 decoding means for decoding, when the combination of instructions stored in the
7 register set satisfies predetermined restrictions, the instructions in the combination in
8 parallel; and

9 operation execution means for executing a plurality of operations in parallel in
10 accordance with a decoding result of the decoding means[.];

11 $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$ unit
12 fields included in at least two parallel execution codes that have been fetched by the fetch
13 means,

14 the decoding means including s decoders that correspond to 1^{st} to s^{th} registers in
15 the $s+k-1$ registers and decode at least one opcode stored in any of the 1^{st} to s^{th} registers,
16 and

17 the operation executing means being connected to the $s+k-1$ registers and
18 executing operations in accordance with a decoding result of the s decoders.

1 10. (amended) The processor of Claim [9]8,

2 wherein a long instruction whose word length is equal to at least two but no more
3 than k unit fields is stored in any of the $s+k-1$ registers with a first of the at least two but
4 no more than k unit fields storing an opcode of the long instruction,

5 the decoding means including:

6 a decoding control unit which, when an opcode of a long instruction is stored in a
7 u^{th} ($1 < u < s$) unit field between the 1^{st} unit field the s^{th} unit field, has the u^{th} decoder
8 decode the opcode stored in the u^{th} register and a value stored between the u^{th} register and
9 the $(u+k-1)^{th}$ register outputted to the operation execution means as an operand of the
10 long instruction.

Application No.: 09/280,6
Page 22

1 12. (amended) The processor of Claim [9]8,

2 wherein the decoding control unit performs control to invalidate a decoding
3 operation of every decoder from the $(u+1)^{th}$ decoder onwards when a value stored
4 between the $(u+1)^{th}$ register and the $(u+k-1)^{th}$ register is outputted to the operation
5 execution means as an operand of a long instruction.

1 14. (amended) A computer-readable recording medium storing an instruction
2 conversion program that converts an instruction sequence into parallel execution codes
3 that are executable by a target processor, the target processor having predetermined
4 limitations regarding combinations of instructions that can be executed in parallel,

5 the instruction conversion program comprising:

6 an assigning step for successively assigning instructions in the instruction
7 sequence to parallel execution codes; and

8 a control step for controlling the assigning step so that a combination of a
9 plurality of instructions that have already been assigned to a parallel execution code and
10 an instruction that the assigning step is about to assign to the parallel execution code
11 satisfy the predetermined limitations of the target processor[.];

12 wherein the target processor includes (1) a fetch means for successively fetching
13 parallel execution codes that each include a plurality of unit fields from outside the target
14 processor, (2) $s+k-1$ (where s, k are integers no smaller than 2) registers for storing $s+k-1$
15 unit fields included in at least two parallel execution codes that have been fetched by the
16 fetch means, (3) decoding means, including s decoders that correspond to 1^{st} to s^{th}
17 registers in the $s+k-1$ registers, the decoders decoding at least one opcode stored in any of

Application No.: 09/280,...

Page 23

18 the l^{th} to s^{th} registers, and (4) operation executing means, connected to the $s+k-1$ registers
19 for executing operations in accordance with a decoding result of the s decoders,
20 the assigning step assigning, when instructions to be assigned to a parallel
21 execution code include a long instruction whose word length is equal to at least two but
22 no more than k unit fields, at least one of an opcode and an operand of the long
23 instruction to a u^{th} (where u is any integer such that $l < u < s$) unit field between the l^{th} unit
24 field the s^{th} unit field, and only an operand of the long instruction to unit fields from a
25 $(u+1)^{th}$ unit field to a $(u+k-1)^{th}$ unit field.

1 16. (amended) The computer-readable recording medium of Claim [15]14,
2 wherein the instruction conversion program further comprises:
3 a grouping step for forming an instruction group of a plurality of instructions that
4 do not exhibit a dependency relation (hereafter "data dependency relation"), a data
5 dependency relation being a relation between an instruction defining a resource and an
6 instruction referring to the same resource; and
7 a first detecting step for detecting, when a l^{th} to an s^{th} unit field in a parallel
8 execution code have been assigned at least one instruction by the assigning step and an
9 instruction (hereafter "short instruction") with a shorter word length than a long
10 instruction is left in the instruction group, a long instruction assigned to unit fields
11 between the l^{th} unit field and the s^{th} unit field,
12 wherein the control step includes a first control substep for controlling the
13 assigning step to rearrange instructions that have already been assigned to the parallel
14 execution code so that the detected long instruction is assigned to unit fields between the
15 s^{th} unit field and the $(s+k-1)^{th}$ unit field and the short instruction remaining in the

Application No.: 09/280,7

Page 24

- 16 instruction group is assigned to a unit field between the 1st unit field and the (s-1)th unit
- 17 field.

Claims 21 - 35 have been added.


**UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office**

 Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

07/2001, 777 03/29/99 MICHAEL

Y NAK 1-61401

EXAMINER

YAK 1-61401

 JOSEPH W. PRICE
PRICE GESS & GESS
2100 S E MAIN STREET STE 250
IRVINE CA 92614

PAN 0

ART UNIT

PAPER NUMBER


 2183
DATE MAILED:

12/14/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

RESPONSE DUE 5-14-01
ACTION Amendment



MH

Mail Copy

Office Action SummaryApplication No.
09/280,777

Applicant(s)

Helshl et al.

Examiner

Pan

Group Art Unit
2183☒ Responsive to communication(s) filed on Mar 29, 1999☐ This action is **FINAL**.☐ Since this application is in condition for allowance except for formal matters, **prosecution as to the merits is closed** in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.

A shortened statutory period for response to this action is set to expire three month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).

Disposition of Claim☒ Claim(s) 1-20 is/are pending in the applicatOf the above, claim(s) none is/are withdrawn from consideration☒ Claim(s) 13 is/are allowed.☒ Claim(s) 1, 8, and 14 is/are rejected.☒ Claim(s) 2-7, 9-12, and 15-20 is/are objected to.☐ Claims are subject to restriction or election requirement.**Application Papers**☒ See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948. *(not objected)*☐ The drawing(s) filed on is/are objected to by the Examiner.☐ The proposed drawing correction, filed on is ☐ approved ☐ disapproved.☐ The specification is objected to by the Examiner.☐ The oath or declaration is objected to by the Examiner.**Priority under 35 U.S.C. § 119**☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).☒ All ☐ Some ☒ None of the CERTIFIED copies of the priority documents have been☒ received.☐ received in Application No. (Series Code/Serial Number) _____.☐ received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

*Certified copies not received: _____

☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).**Attachment(s)**☒ Notice of References Cited, PTO-892☐ Information Disclosure Statement(s), PTO-1449, Paper No(s). _____☐ Interview Summary, PTO-413☒ Notice of Draftsperson's Patent Drawing Review, PTO-948☐ Notice of Informal Patent Application, PTO-152*(Signature)*
DANIEL H. PAN
PRIMARY EXAMINER
GROUP

— SEE OFFICE ACTION ON THE FOLLOWING PAGES —

Application/Control Number: 09/280,777

Page 2

Art Unit:2183

1. Claims 1-20 are presented for examination.
2. Applicant is kindly suggested to reduce the lengthy title.
3. Claims 1-7,14-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
4. As to claim 1, line 5, "can be" is indefinite. Suggestion : able to, capable of, or the like.
See also claim 14, line 6.
5. As to claim 6, line 7, "cannot be" is indefinite. Suggestion : not able to, not capable of, or the like.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1,14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Umekita (5,452,461) in view of Hertile (3,955,180).
7. As to claims 1,14, Umekita disclosed an instruction conversion system comprising at least :
a) assigning means [table] for assigning instructions on the instruction sequence [virtual code] to parallel codes [real code] (e.g., col.7, lines 50-65).

Application/Control Number: 09/280,777

Page 3

Art Unit:2183

8. Umekita did not specifically show the control means for controlling the assigned instructions and the instruction was about to assigned to the parallel codes satisfied a predetermined limitations of the target processor as claimed. However, Hertile disclosed a system including predetermined target processor limitations (e.g. see col.1, lines 40-45, lines 65-68, col.2, lines 1-7). It would have been obvious to one of ordinary skill in the art to use Hertile in Umekita for including the control means as claimed because the use of Hertile could provide enhanced control for assigning the instruction sequence in Umekita to adjust to specific requirements of the execution of the parallel codes in the target processor.

9. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kuriyama et al. (4,858,105) in view of Suko et al. (4,611,281).

As to claim 8, Kuriyama disclosed at least :

- a)fetching means (see col.12, lines 43-47) for fetching a instruction codes in parallel ;
- b)decoding means (col.1, lines 45-50, col.13, lines 5-14) for decoding the instructions in parallel ;
- c)operation execution means for executing the plurality of operations in parallel based on the decoding result (e.g. see col.1, lines 60-68, col.2, lines 1-2, col.13, lines 5-14).

10. Kuriyama did not specifically show the register set for storing combination of the plurality of instructions included in the parallel instruction codes as claimed. However, Suko disclosed a system including a register set [trace memory] for storing a combination of data corresponding to a plurality of instructions (col.4, lines 13-23, col.5, lines 42-47. It would have been obvious to one of ordinary skill in the art to use Suko in Kuriyama for storing the combination of the plurality of

Application/Control Number: 09/280,777

Page 4

Art Unit:2183

instructions as claimed because the use of Suko could increase the adaptability of Kuriyama to accept a combination set of plurality of instructions in a given storage.

11. Claim 13 is allowable over the art of record.
12. Claims 2-7,9-12,15-20 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to d Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 to 4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chang, can be reached on (703) 305 3900. The fax phone number for the organization where this application or proceeding is assigned is (703) 308 6306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.


DANIEL H. PAN
PRIMARY EXAMINER
GROUP

Notice of References Cited				Application No. 09/280,777		Applicant(s) Heishi et al.	
				Examiner Pan		Group Art Unit 2183	
U.S. PATENT DOCUMENTS							
		DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	
	A	4,611,281	09/09/86	Suko Et A.	714	39	
	B	4,858,105	08/15/89	Kuriyama et al.	712	235	
	C	3,955,180	05/04/76	Hirle	703	26	
	D	5,452,481	09/09/86	Umekita et'al.	717	6	
	E						
	F						
	G						
	H						
	I						
	J						
	K						
	L						
	M						
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
	N						
	O						
	P						
	Q						
	R						
	S						
	T						
NON-PATENT DOCUMENTS							
		DOCUMENT (Including Author, Title, Source, and Pertinent Pages)					DATE
	U						
	V						
	W						
	X						

Form PTO 948 (Rev. 8-98)

U.S. DEPARTMENT OF COMMERCE - Patent and Trademark Office

Application No.

NOTICE OF DRAFTSPERSON'S
PATENT DRAWING REVIEWThe drawing(s) filed (insert date) 3/24/99 are:

- A. ☒ approved by the Draftsperson under 37 CFR 1.84 or 1.152.
B. ☐ objected to by the Draftsperson under 37 CFR 1.84 or 1.152 for the reasons indicated below. The Examiner will require submission of new, corrected drawings when necessary. Corrected drawing must be submitted according to the instructions on the back of this notice.

<p>1. DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings: Black ink. Color. Color drawings are not acceptable until petition is granted. Fig(s) _____ Pencil and non black ink not permitted. Fig(s) _____</p> <p>2. PHOTOGRAPHS. 37 CFR 1.84 (b) 1 full-tone set is required. Fig(s) _____ Photographs not properly mounted (must use bristol board or photographic double-weight paper). Fig(s) _____ Poor quality (half-tone). Fig(s) _____</p> <p>3. TYPE OF PAPER. 37 CFR 1.84(c) Paper not flexible, strong, white, and durable. Fig(s) _____ Erasures, alterations, overwritings, interlineations, folds, copy machine marks not accepted. Fig(s) _____ Mylar, velum paper is not acceptable (too thin). Fig(s) _____</p> <p>4. SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes: 21.0 cm by 29.7 cm (DIN size A4) 21.6 cm by 27.9 cm (8 1/2 x 11 inches) All drawing sheets not the same size. Sheet(s) _____ Drawings sheets not an acceptable size. Fig(s) _____</p> <p>5. MARGINS. 37 CFR 1.84(g): Acceptable margins: Top 2.5 cm Left 2.5cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: 8 1/2 x 11 Margins not acceptable. Fig(s) _____ Top (T) _____ Left (L) _____ Right (R) _____ Bottom (B) _____</p> <p>6. VIEWS. 37 CFR 1.84(h) REMINDER: Specification may require revision to correspond in drawing changes. Partial views. 37 CFR 1.84(h)(2) Brackets needed to show figure as one entity. Fig(s) _____ Views not labeled separately or properly. Fig(s) _____ Enlarged view not labeled separately or properly. Fig(s) _____</p> <p>7. SECTIONAL VIEWS. 37 CFR 1.84 (h)(3) Hatching not indicated for sectional portions of an object. Fig(s) _____ Sectional designation should be noted with Arabic or Roman numbers. Fig(s) _____</p>	<p>8. ARRANGEMENT OF VIEWS. 37 CFR 1.84(i) Words do not appear on a horizontal, left-to-right fashion when page is either upright or turned so that the top becomes the right side, except for graphs. Fig(s) _____</p> <p>9. SCALE. 37 CFR 1.84(k) Scale not large enough to show mechanism without crowding when drawing is reduced in size to two-thirds in reproduction. Fig(s) _____</p> <p>10. CHARACTER OF LINES, NUMBERS, & LETTERS. 37 CFR 1.84(j) Lines, numbers & letters not uniformly thick and well defined, clean, durable, and black (poor line quality). Fig(s) _____</p> <p>11. SHADING. 37 CFR 1.84(m) Solid black areas pale. Fig(s) _____ Solid black shading not permitted. Fig(s) _____ Shade lines, pale, rough and blurred. Fig(s) _____</p> <p>12. NUMBERS, LETTERS, & REFERENCE CHARACTERS. 37 CFR 1.84(p) Numbers and reference characters not plain and legible. Fig(s) _____ Figure legends are poor. Fig(s) _____ Numbers and reference characters not oriented in the same direction as the view. 37 CFR 1.84(p)(1) Fig(s) _____ English alphabet not used. 37 CFR 1.84(p)(2) Fig(s) _____ Numbers, letters and reference characters must be at least .32 cm (1/8 inch) in height. 37 CFR 1.84(p)(3) Fig(s) _____</p> <p>13. LEAD LINES. 37 CFR 1.84(q) Lead lines cross each other. Fig(s) _____ Lead lines missing. Fig(s) _____</p> <p>14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(i) Sheets not numbered consecutively, and in Arabic numerals beginning with number 1. Sheet(s) _____</p> <p>15. NUMBERING OF VIEWS. 37 CFR 1.84(u) Views not numbered consecutively, and in Arabic numerals, beginning with number 1. Fig(s) _____</p> <p>16. CORRECTIONS. 37 CFR 1.84(w) Corrections not made from prior PTO-948 dated _____</p> <p>17. DESIGN DRAWINGS. 37 CFR 1.152 Surface shading shown not appropriate. Fig(s) _____ Solid black shading not used for color contrast. Fig(s) _____</p>
<p>COMMENTS</p>	

REVIEWER

DATE

TELEPHONE NO.

ATTACHMENT TO PAPER NO.